Verilog Introductions





Overview of Verilog – an HDL (Hardware Description Language)

- Verilog is a hardware description language (HDL)
- Verilog is used by several companies in the commercial chip design and manufacturing sector today. It is rapidly overtaking the rival HDL called VHDL
- Verilog allows a designer to develop a complex hardware system, e.g., a VLSI chip containing millions of transistors, by defining it at various levels of abstraction

 at the (highest) behavioral, or algorithmic, level the design consists of C-like procedures that express functionality without regard to implementation

- at the dataflow level the design consist of specifying how data is processed and moved between registers
- at the gate level the structure is defined as an interconnection of logic gates
- at the (lowest) switch level the structure is an interconnection of transistors

Register Transfer Level (RTL)

Structural F Level I

Verilog


- Verilog allows the designer to simulate and verify the design at each level
- EDA (electronic design automation) tools help the designer to move from higher to lower levels of abstraction
 - Behavioral synthesis tools create dataflow descriptions from a behavioral description
 - Logic synthesis tools convert an RTL description to a switch level interconnection of transistors, which is input to an automatic place and route tool that creates the chip layout
- With Verilog and EDA tools one could sit at a computer at home, design a complex chip, email the design to a *silicon foundry* in California, and receive the fabricated chip through regular mail in a few weeks!
- The Verilog environment is that of a programming language.
 Designers, particularly with C programming experience, find it easy to learn and work with

Verilog Resources


- "Verilog HDL", by Palnitkar (department library)
- "Verilog Digital Computer Design: Algorithms to Hardware", by Arnold (department library)
- John Sanguinetti's Verilog Tutorial: http://www.vol.webnexus.com/
- Gerard Blair's Verilog Tutorial:
 http://www.see.ed.ac.uk/~gerard/Teach/Verilog/index.html
- 5. ALDEC's Verilog Tutorial:
 - http://www.aldec.com
- 6. DOULOS's Verilog Tutorial:
 - http://www.doulos.com
- 7. Other on-line resources
- 8. Class website

CAD Tool Flow (참고자료)


Design decision Trade Off (참고자료)



Generalized Design Flow (참고자료)



RTL Synthesis Flow (참고자료)



Learning Verilog

- Verilog is essentially a programming language similar to C with some Pascal-like constructs
- The best way to learn any programming language is from live code
- We will get you started by going through several example programs and explaining the key concepts
- We will not try to teach you the syntax line-by-line: pick up what you need from the books and on-line tutorials
- <u>Tip</u>: Start by copying existing programs and modifying them incrementally making sure you understand the output behavior at each step
- *Tip*: The best way to understand and remember a construct or keyword is to *experiment with it in code*, not by reading about it
- We shall not design at the switch (transistor) level in this course the lowest level we shall reach is the gate level. The transistor level is more appropriate for an electronics-oriented course

Example Code

- The example code that follows is mostly from the two online tutorials or Palnitkar's book or written in-house. See the source code in the Examples directory for authorship information
- The transparency title shows the source file name and (in parentheses) if it is in a sub-directory of Examples
- Comments in the original source have often been deleted in the transparency and replaced with text-box annotation



A **procedural programming language** provides a programmer a means to define precisely each step in the performance of a task. The programmer knows what is to be accomplished and provides through the language step-by-step instructions on how the task is to be done. Using a procedural language, the programmer specifies language statements to perform a sequence of algorithmic steps. Procedural programming is often a better choice than simple sequential or unstructured

```
module helloWorld;
initial
begin
$display ("Hello World!!!");
$finish;
end
endmodule

System calls.
```

Modules are the unit building-blocks (components) Verilog uses to describe an entire hardware system. Modules are (for us) of three types: behavioral, dataflow, gate-level. We ignore the switch-level in this course.

This module is behavioral. Behavioral modules contain code in *procedural* blocks.

This is a *procedural* block. There are two types of procedural blocks: *initial* and *always*.

More than one statement must be put in a *begin-end* group.

blocksTime1.v

```
module blocksTime1;
integer i, j;

Integer data type: other types are time, real and realtime (same as real).

begin
i = 0;
j = 3;
One initial procedural block.

$display( "i = %d, j = %d", i, j );
$finish;
end
endmodule
```


blocksTime1.v – Simulation Result



blocksTime2.v

```
module blocksTime2;
  integer i, j;
  initial
                                 Time delay models signal propagation
    begin
                                 delay in a circuit.
    #2i = 0;
    #5 j = i;
    display("time = %d, i = %d, j = %d", $time, i, j);
    end
  initial
                                         Multiple initial blocks.
                                         Delays add within each block,
    #3 i = 2;
                                         but different initial blocks all start
                                         at time time = 0 and run
  initial
                                         in parallel (i.e., concurrently).
    #10 $finish;
endmodule
```


blocksTime2.v – Simulation Result



blocksTime3.v

```
module blocksTime3;
  integer i, j;
  initial
    begin
                                        Important Verilog is a discrete event simulator:
    #2 i = 0;
                                        events are executed in a time-ordered queue.
    #5 j = i;
    display("time = %d, i = %d, j = %d", $time, i, j);
    end
  initial
    begin
    #3 i = 2;
    #2 j = i;
    display("time = %d, i = %d, j = %d", $time, i, j);
                                                               Multiple initial blocks.
    #1 j = 8;
                                                               Predict output before
    display("time = %d, i = %d, j = %d", $time, i, j);
                                                               you run!
    end
  initial
    #10 $finish;
endmodule
```


blocksTime3.v – Simulation Result



blocksTime4.v

```
module blocksTime4;
  integer i, j;
  initial
                              Always block is an infinite loop. Following are same:
    begin
    i = 0;
                                            initial
                                                              initial
                              always
   j = 3;
                               begin
                                              begin
                                                                 begin
    end
                                              while(1)
                                                                 forever
                                ...
                                                begin
                                                                    begin
                               end
  initial
    #10 $finish;
                                                end
                                                                    end
                                              end
                                                                  end
  always 🔺
    begin
    #1____
                                  Comment out this delay.
    i = i + 1;
                                  Run. Explain the problem!
    j = j + 1;
    display("i = %d, j = %d", i, j);
    end
endmodule
```

blocksTime4.v



clockGenerator.v

Port list. Ports can be of three types: *input*, output, inout. Each must be declared. module clockGenerator(clk); output clk; Internal register. reg clk; Register reg data type can have one of four values: 0, 1, x, z. Registers store a initial value till the next assignment. Registers begin are assigned values in procedural blocks. clk = 0: end If this module is run stand-alone make sure to add a \$finish statement here or always simulation will never complete! $#5 clk = \sim clk$: endmodule The delay is half the clock period.

useClock.v

Compile with the clockGenerator.v module.

```
module useClock(clk);
  input clk;
  clockGenerator cg(clk);
  initial
    #50 $finish;
  always @(posedge cg.clk) // Bug!! Should work with "clk" only instead of
                            // "cg.clk" - Version 9 of Verilogger Pro fixes the bug
    $display("Time = %d, Clock up!", $time);
  always @(negedge cg.clk) //
    $display("Time = %d, Clock down!", $time);
endmodule
```

systemCalls.v

```
module systemCalls(clk);
  input clk;
  clockGenerator cg(clk);
                             Compile with the clockGenerator.v module.
  initial
    begin
                            Suspends simulation – enters interactive mode.
    #25 $stop;
    #50 $finish;
    end
                        Terminates simulation.
  initial
    begin
                                           Similar output calls except
    $write("$write does not ");
                                           $display adds a new line.
    $write("add a new line₩n");
    $display("$display does");
    $display("add a new line");
                                                $monitor produces output
                                                each time a variable changes
    $monitor("Clock = %d", cg.clk); end
                                                value.
endmodule
```

blocksTime5.v

```
// Ordering processes without advancing time
module blockTime5;
                                      #0 delay causes the statement to
  integer i, j;
                                      execute after other processes
                                      scheduled at that time instant have
                                      completed. $time does not advance
  initial
                                      till after the statement completes.
    #0
    \frac{1}{2} $\display("time = \%d, i = \%d, j = \%d", $\text{time, i, j};
  initial
    begin
                                 Comment out the delay.
    i = 0;
                                 Run. Explain what happens!
    j = 5;
    end
  initial
    #10 $finish;
endmodule
```


blocksTime6.v

endmodule

```
module blocksTime6;
  integer i, j;
  initial
                              Intra-assignment delay: RHS is computed and
    begin
                              stored in a temporary (transparent to user) and
                              LHS is assigned the temporary after the delay.
    #2 i = 0;
    j = #5 i;
    display("time = %d, i = %d, j = %d", $time, i, j);
    end
                               Compare output with blocksTime2.v.
  initial
    #3 i = 2;
  initial
    #10 $finish;
```



blocksTime6.v – Simulation Result



numbers.v


```
module numbers;
                  integer i, j;
                                                                                                                                                                                                                                                                               Register array.
                  reg[3:0] x, y;
                                                                                                                                                                                    <br/>
<br/>
base>: base can be d, b, o, h
                  initial
                                       begin
                                    i = b1101:
                                       display("decimal i = %d, binary i = %b", i, i);
                                       display("octal i = \%o, hex i = \%h", i, i);
                                                                                                                                                                                                                                                    Default base: d
                                    i = -1;
                                       display("decimal j = %d, binary j = %b", j, j);
                                       \frac{1}{2}$display("octal j = %0, hex j = %h", j, j);
                                    x = 4'b1011:
                                       \frac{d}{dx} = \frac{d}{dx} + \frac{d}{dx} 
                                       \frac{1}{2} \sin x = 0, \text{ hex } x = \frac{1}{2} \sin x = 0, \text{ hex } x = \frac{1}{2} \sin x = 0.
                                      y = 4'd7;
                                       \frac{1}{y} = \frac{1}
                                       \frac{1}{y} = 0, \text{ hex } y = 0, \text{ hex } y = 0, \text{ hex } y = 0.
                                                                                                                                                                                                                                          Typical format: <size>'<base><number>
                                       $finish:
                                       end
                                                                                                                                                                                                                                           size is a decimal value that specifies the
endmodule
                                                                                                                                                                                                                                           size of the number in bits.
```

Array of register arrays simulate memory. Example memory declaration with 1K 32-bit words: reg[31:0] smallMem[0:1023];

Negative numbers are stored in two's complement form.



numbers.v - Simulation Result



4

simpleBehavioral.v

Sensitivity trigger: when any of a, b or c changes. Replace this statement with "initial". Output?!

```
module aOrNotbOrc(d, a, b, c);
output d;
input a, b, c;
reg d, p;
always @(a or b or c)
begin
p = a || ~b;
d = p || c;
end
endmodule
```

One port register, one internal register.

Modules are of three types: *behavioral*, *dataflow*, *gate-level*. Behavioral modules contain code in procedural blocks.

Statements in a procedural block *cannot be re-ordered* without affecting the program as these statements are executed sequentially, exactly like in a conventional programming language such as C.

Ports are of three types: *input*, *output*, *inout*. Each must be declared. Each port also has a data type: either *reg* or *wire* (*net*). Default is wire. Inputs and inouts are always wire. Output ports that hold their value are reg, otherwise wire. More later...

Wires are part of the more general class of nets. However, the only nets we shall design with are wires.




endmodule

simpleBehavioral.v (cont.) <u>Top-level stimulus module</u>

```
module stimulus;
  integer i, j, k;
                                         Verilog Good Design Principle There is one
  reg a, b, c;
                                         top-level module, typically called system or
  aOrNotbOrc X(d, a, b, c);
                                         stimulus, which is uninstantiated and has no
                                         ports. This module contains instantiations of
                 Instantiation.
  initial
                                         lower-level (inner) sub-modules. Typical
    begin
                                         picture below.
    for (i=0; i<=1; i=i+1)
                                                  Top-level module
      for (i=0; i<=1; i=i+1)
        for (k=0; k<=1; k=k+1)
                                                                         Inner
        begin
                                                                        sub-modules
        a = i;
        b = j;
        c = k;
         #1 display("a = %d b = %d, c = %d, d = %d", a, b, c, d)
        end
                           Remove the #1 delay. Run. Explain!
    $finish;
    end
```



Port Rules Diagram



<u>General rule</u> (with few exceptions) Ports in all modules except for the stimulus module should be wire. Stimulus module has registers to set data for internal modules and wire ports only to read data from internal modules.

simpleDataflow.v

```
module aOrNotbOrc(d, a, b, c);
  output d;
  input a, b, c;
  wire p, q;

assign q = ~b;
  assign p = a || q;
  assign d = p || c;
endmodule
```

A dataflow module does not contain procedures.

Statements in a dataflow module *can be re-ordered* without affecting the program as they simply describe a *set of data manipulations and movements* rather than a *sequence of actions* as in behavioral code. In this regard dataflow code is very similar to gate-level code.

Continuous assignment statements: any change in the RHS causes instantaneous update of the wire on the LHS, unless there is a programmed delay.

Use stimulus module from behavioral code.

simpleGate.v

module aOrNotbOrc(d, a, b, c);
output d;
input a, b, c;
wire p, q;

not(q, b);
or(p, a, q);
or(d, p, c);
endmodule

A gate-level module does not contain procedures.

Statements in a gate-level module *can be re-ordered* without affecting the program as they simply describe a *set of connections* rather than a *sequence of actions* as in behavioral code. A gate-levelmodule is equivalent to a *combinational circuit*.

Wire data type can have one of four values: 0, 1, x, z. Wires *cannot store* values – they are continuously *driven*.

Primitive gates. Verilog provides several such, e.g., *and*, *or*, *nand*, *nor*, *not*, *buf*, etc.

Use stimulus module from behavioral code.

4valuedLogic.v

```
module fourValues(a,b,c,d);
  output a, b, c, d;
                            Conflict or race
                           condition.
  assign a = 1;
                           Remember this is
  assign b = 0;
                           not a procedural
  assign c = a;
                           (i.e., sequential)
  assign c = b;
                           block! These are
                                                  4-valued logic:
                                                  0 - low
endmodule
                           continuous assign-
                                                  1 - high
                           ments.
                                                  x – unknown
module stimulus;
                                                  z – undriven wire
 fourValues X(a, b, c, d);
                                                  Now explain output!
  initial
    begin
    #1 display("a = %d b = %d, c = %d, d = %d", a, b, c, d);
    $finish;
    end
endmodule
```

blockingVSnba1.v

```
module blockingVSnba1;
  integer i, j, k, l;
  initial
                                  Blocking (procedural) assignment: the whole statement
    begin
                                  must execute before control is released, as in traditional
    #1 i = 3;

#1 i = i + 1;
                                  programming languages.
    j = i + 1;
    #1 $display("i = %d, j = %d", i, j);
                              Non-blocking (procedural) assignment: all the RHSs for the
                              current time instant are evaluated (and stored transparently
    #1 i = 3;
    #1 i <= i + 1; in temporaries) first and, sub at the end of the time instant.
                              in temporaries) first and, subsequently, the LHSs are updated
    #1 $display("i'=\%d, j=\%d", i, j);
    $finish;
    end
endmodule
```

blockingVSnba2.v

```
module blockingVSnba2(clk);
  input clk;
  clockGenerator cg(clk);
  integer i, j;
  initial
     begin
    i = 10;
     #50 $finish;
     end
  always @(posedge clk)

i = i + 1; // i <= i + 1;

always @(posedge clk)
    j = i; // j <= i;
  always @(negedge clk)
     display("i = %d, j = %d", i, j);
endmodule
```


Compile with clockGenerator.v.

An application of non-blocking assignments to solve a *race* problem.

With blocking assignments we get different output depending on the order these two statements are executed by the simulator, though they are both supposed to execute "simultaneously" at posedge clk - race problem.

Race problem is solved if the non-blocking assignments (after the comments) are used instead - output is unique.

blockingVSnba2.v – Simulation Result





blockingVSnba2.v - Simulation Result

```
begin
  i = 10;
                           # i =
                                       10, j =
                                                     X
  #50 $finish;
                           # i =
                                       11, j =
                                                     11
  end
                           # i =
                                       12, j =
                                                     12
                           # i =
                                       13, j =
                                                    13
 always @(posedge clk)
  i = i + 1;
                           # i =
                                       14, j =
                                                     14
 always @(posedge clk)
  j = i;
begin
                                        10, b =
                           \# a =
                                                       X
  a = 10:
                                        11, b =
                           \# a =
                                                      10
  #50 $finish;
                                        12, b =
                           \# a =
  end
                           # a =
                                        13, b =
                                                      12
 always @(posedge clk)
                                        14, b =
                           \# a =
                                                      13
  a <= a + 1;
 always @(posedge clk)
  b \le a;
```



endmodule

blockingVSnba3.v

```
The most important application of
module blockingVSnba3;
                                                         non-blocking assignments is to
  reg[7:0] dataBuf, dataCache, instrBuf, instrCache;
                                                         model concurrency in hardware
                                                         systems at the behavioral level.
  initial
    begin
                                               Both loads from dataCache to dataBuf and
    dataCache = 8'b11010011;
                                               instrCache to instrBuf happen concurrently
    instrCache = 8'b10010010;
                                               in the 20-21 clock cycle.
    #20;
    $display("Time = %d, dataBuf = %b, instrBuf = %b", $time, dataBuf, instrBuf);
    dataBuf <= #1 dataCache;
    instrBuf <= #1 instrCache;</pre>
    #1 $display("Time = %d, dataBuf = %b, instrBuf = %b", $time, dataBuf, instrBuf);
    $finish;
                                        Replace non-blocking with blocking
    end
                                        assignments and observe.
```



blockingVSnba3.v – Simulation Result

nonBlock

| <u> </u> | | | | |
|--------------------------------------|-----------|-----------|----------|--|
| ≖ -/blockingVSnba3/dataBuf | -No Data- | | 11010011 | |
| → /blockingVSnba3/dataCache | -No Data- | (11010011 | | |
| → /blockingVSnba3/instrBuf | -No Data- | | 10010010 | |
| → /blockingVSnba3/instrCache | -No Data- | (10010010 | | |
| | | | | |

Block

